



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/998,758	11/30/2001	Dale E. Gulick	5500-73700	6459

7590

05/04/2004

B. Noel Kivlin
Conley, Rose, & Tayon, P.C.
P.O. Box 398
Austin, TX 78767

EXAMINER

VO, TIM T

ART UNIT	PAPER NUMBER
2112	

DATE MAILED: 05/04/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

09/998,758

Applicant(s)

GULICK, DALE E.

Examiner

Tim T. Vo

Art Unit

2112

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 30 November 2001.
- 2a) ☐ This action is FINAL. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-31 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-31 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
- ☐ Certified copies of the priority documents have been received.
 - ☐ Certified copies of the priority documents have been received in Application No. _____.
 - ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- * See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☒ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date 2.4.
- 4) ☐ Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____.
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: _____.

Art Unit: 2112

Part III DETAILED ACTION

Notice to Applicant(s)

This application has been examined. Claims 1-31 are pending.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. § 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless --

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

Claims 1-31 are rejected under 35 U.S.C. § 102(e) as being anticipated by Miller patent number 6,604,161 referred hereinafter "Miller".

As for claims 1 and 16, Miller teaches an input/output node switch for a multiprocessor computer system (see figure 1, bridge 130, CPUs 17, wherein the bridge 130 delivering data packets to each of CPUs accordingly based on each CPUs addresses), the input/output node switch comprising:

a bridge unit implemented on an integrated circuit chip coupled to receive a plurality of peripheral transaction from a peripheral bus and configured to transmit a plurality of upstream packet transactions corresponding to the plurality of peripheral transactions (see figure 1, bridge 130, PCI bus 120, PCI devices 110, CPUs 170 and

Art Unit: 2112

column 4 lines 12-39, wherein the bridge 130 receives plurality of interrupts from PCI devices 110, further the bridge 130 encodes the interrupts with source and destination information and then sends interrupt packets to each individual CPUs 170 accordingly with the source and destination addresses);

a packet switch unit implemented on the integrated circuit chip coupled to receive the plurality of upstream packet transactions on an internal point-to-point packet bus link and configured to determine a destination of each of the plurality of upstream packet transactions (see column 5 lines 41-50, wherein the bridge 130 receives transactions generated by the PCI devices 110 via PCI bus 120. The bridge 130 encodes those transactions into packets with source and destination addresses information. The bridge 130, links (switches) those packets to each of CPUs 170 correspondingly);

wherein the packet bus switch unit is further configured to route selected ones of the plurality of upstream packet transactions to a first processor interface coupled to a first point-to-point packet bus link and to route others of the plurality of upstream packet transactions to a second processor interface coupled to a second point-to-point packet bus link in response to determining the destination each of the plurality of upstream packet transactions (see figure 1, bridge 130, PCI bus 120, PCI devices 110, CPUs 170 and column 4 lines 12-39, wherein the bridge 130 receives plurality of interrupts from PCI devices 110, further the bridge 130 encodes the interrupts with source and destination information and then sends interrupt packets to each individual CPUs 170 accordingly with the source and destination addresses).

As for claims 2-3, 17-18 and 24-27, Miller teaches a transceiver unit coupled to receive the selected ones of the plurality of upstream packet transactions and to transmit the selected ones of the plurality of upstream packet transactions on the first point packet bus link (see figure 1, bridge 130 and figure 2, wherein the figure 2 discloses the bridge 130 receiving/transmitting packets to the CPUs 170).

As for claims 4-8, 9-15 and 19-23, and 28-31, Miller teaches packet bus switch unit configured to decode an address associated with each of the plurality upstream packet transaction, to route selected ones of the plurality of upstream/downstream packet transactions to the processors (see figure 1, bridge 130, PCI bus 120, PCI devices 110, CPUs 170 and column 4 lines 12-39, wherein the bridge 130 receives plurality of interrupts from PCI devices 110, further the bridge 130 encodes the interrupts with source and destination information and then sends interrupt packets to each individual CPUs 170 accordingly with the source and destination addresses).

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Tim T. Vo whose telephone number is 703-308-5862. The examiner can normally be reached on 7:30-5:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mark Rinehart can be reached on 703-305-4815. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).



Tim T. Vo
Primary Examiner
Art Unit 2112

4/30/04